Difference between revisions of "Kurs/Prototyping med FPGA"

From Programvareverkstedet
Jump to navigation Jump to search
(Stedet er R9)
Line 1: Line 1:
 
<b>Tid</b>: Torsdag 4. november 2010, kl. 18:15<BR>
 
<b>Tid</b>: Torsdag 4. november 2010, kl. 18:15<BR>
<b>Sted</b>: Annonseres senere<BR>
+
<b>Sted</b>: [[../Hvor er R9?|R9]]<BR>
 
<b>Kursholder</b>: Odd Rune S. Lykkebø
 
<b>Kursholder</b>: Odd Rune S. Lykkebø
  

Revision as of 11:47, 26 October 2010

Tid: Torsdag 4. november 2010, kl. 18:15
Sted: R9
Kursholder: Odd Rune S. Lykkebø

The course will take a stab at explaining the common basics of commercial FPGAs. We will then demonstrate the basics of hardware design languages (HDL) and present an example of prototyping a design in FPGA where we go slightly in-depth about the tools used and the results they produce. We will also touch briefly on the subject of achieving timing closure in high-speed designs.

The course is aimed at people interested in hardware. If you know the difference between a mealy and moore state machine (or know that there *is* a difference).